Master of Power Engineering Examination, 2009 &

MASTER OF SOFTWARE ENGINEERING EXAMINATION, 2009

(2nd Semester)

REAL-TIME EMBEDDED SYSTEMS

Full Marks: 100 Time: Three hours

Answer any five questions.

- 1. a. For a 2-task system T_1, T_2 with periods P_1, P_2 ($P_1 < P_2$), priorities Γ_1, Γ_2 and execution times C_1 and C_2 , show that if the task set is schedulable with $\Gamma_1 < \Gamma_2$, then the task set is schedulable with $\Gamma_1 > \Gamma_2$ and not vice-versa.
 - b. Enumerate the assumptions for which 1a. is valid,

4

Define critical instant, critical zone and tax laxity.

6

- a. Using the data of 1a. above calculate the least upper bound of maximum processor utilization η for a schedulable task set assuming $\Gamma_1 > \Gamma_2$
 - b. Assuming RM scheduling calculate the limiting value of η for an infinite task set.5 (do not derive η)
- Tabulate the differences between Round-Robin, Interrupt-Driven and RM scheduling in a RTOS.
 - b. What are the requirements of a RTOS?

2

c. A real-time embedded system is developed around an intel 8088 based system with a single 8259. It comprises three tasks T1, T2 and T3, with priorities in the same sequence which are connected to IRQs 4,5 and 6 respectively, with a default priority assignment for the IRQs. If the tasks are associated with execution times of 20, 25 and 30 msec. respectively, and the interrupt latency is 5 micro-sec., what is the response time of the system, if interrupt driven scheduling is assumed?

If the period at which the triggers arrive is same and it is P, what should be the minimum value of P if no overflow occurs, assuming scheduling overhead is 10%?

a. Distinguish between

(ii)

Counting and Flag semaphores (i)

Burst mode and FIFO mode semaphores

3 tasks T1, T2 and T3, with priorities in the same sequence are synchronized using a flag semaphore. Initially, T1 and T2 are in the blocked state when T3 runs for 50 ms after having set the semaphore, when it is pre-empted by T2. T2 runs for 30 ms. more before it is blocked again, while trying to set the same semaphore, and T3 runs for a further period of 10 ms. when it is pre-empted by T₁ which runs for 20 ms. and gets blocked again when it tries to set the semaphore set by T₁.T₃ then runs for 15ms. and resets the semaphore. If T2 and T1 take further 20 ms. each to complete the activities for the particular cycle, draw the execution profile and calculate the time spent by T1 in blocked mode assuming a) a burst mode semaphore and b) a FIFO mode semaphore. Calculate η for the task-set.

5. a. With the help of a neat sketch explain how the interrupt type is established in a 8088 based system with a single 8259 and hence explain what is the minimum duration between two interrupts connected to the same IRQ if the clock frequency is F.

Assuming the even address associated with the 8259 to be 20H, write the b. initialization sequence to program the 8259 with the following:

There is a single 8259

The interrupts are Level Triggered with AEOI άì

IRQ 5 has the highest priority (iii)

6

- What is mark bit and stop bit for asynchronous serial communication? What is the relationship between their signs?. What is the significance of the mark bit?
 - Assuming a base address write the instruction sequence to program a UART with b. the following:

8 bit data, no parity, 2 stop bits **(i)**

- Operation at 9600 baud (ii)
- Rx and Tx interrupts enabled (iii)
- Rx and Tx clock factor of 2 (iv)

8

- NS16550 is a better version of 8251 in which a FIFO(max. 16 element) is implemented and the interrupt is generated once the FIFO is filled upto a threshold. Calculate if the chip can be used to sink data at 19.2kbps in an interrupt driven mode, reading the FIFO in response to an interrupt takes 500 micro-sec. The data may be assumed to be 8 bit, no parity with 2 stop bits.
- A CAN uses a data speed of 1 Mbps with a n bit data identifier and a m bit data 7. a. length (inclusive of the identifier). Calculate the following:

(i) arbitration time

(ii) maximum delay in transmission of a higher priority message

- b. What is re-entrancy? What are the measures by which is ensured? How do you generate re-entrant code using an integrated development environment?
- Two data streams d₁ and d₂ arising out of 2 independent sources undergo sequential data transformations D_1, D_2, D_3, D_4 and D_5 in response to a common periodic timer event ewith a periodicity of P. The event e is generated by a task T₀ and the transformation D_5 is interfaced with D4 using a synchronized buffer. Using DARTS,
 - represent the system using DFD
 - identify the tasks stating the criteria b.
 - suggest a suitable priority assignment C.
 - suggest a suitable synchronization mechanism for the synchronization specified d. in the problem