## EC2254- LINEAR INTEGRATED CIRCUITS

Time: Three hours
Maximum: 100 Marks

## Answer ALL Questions

PART A - ( $10 \times 2=20$ Marks $)$

1. What is an integrated circuit?
2. What is current mirror?
3. Give the schematic of op-arnp based current to voltage converter.
4. Draw the circuit diagram of differentiator and give its output equation.
5. What is a VCO?
6. Draw the relation between the capture ranges and lock range in a PLL.
7. Define resolution of a data converter.
8. Give the advantages of integrating type ADC.
9. Draw the internal circuit for audio power amplifier.
10. What are the three different wave forms generated by ICL8038?

PART B - (5 x $16=80$ Marks $)$
11. (a) (i) Define CMRR. Draw the circuit of an Op-arnp differential amplifier and give the expression for CMRR.
(ii) Define Slew Rate. Explain the cause of slew rate and derive an expression for Slew rate for an op-arnp voltage follower.
(8)

Or
(b) Briefly explain the various processes involved in fabricating monolithic IC which integrates bipolar transistor, diode, capacitor and resistor. (16)
12. (a) (i) Design a first order Low-pass filter for cut-off frequency of 2 KHz and pass-band gain of 2 .
(ii) Explain a positive clipper circuit using an Op -amp and a diode with neat diagrams.

## Or

(b) (i) Design a circuit to implement $V a=O .545 V_{3}+O .273 V_{4}-1.25 \mathrm{~V}_{\mathrm{j}}-2 V_{2}$.
(ii) Draw and explain a simple Op-amp differentiator. Mention its limitations. Explain with a neat diagram how it can be overcome in a practical differentiator. Design an Op-arnp differentiator that will differentiate an input signal with maximum frequency $\mathrm{f}_{\text {max }}=100 \mathrm{~Hz}$.
13. (a) (i) With a neat diagram explain the variable transconductance technique in analog multiplier and give its output equation.
(ii) Briefly explain the working of voltage controlled oscillator.

## Or

(b) What are important building block of phase locked loop (PLL) explain its Working?
14. (a) (i) Explain the working of R-2R ladder DAC.
(ii) Explain the working of success approximation ADC.

## Or

(b) (i) A dual slope ABC uses a 16 -bit counter and a 4 MHz clock rate. The maximum input voltage is +10 V . The maximum integrator output voltage should be -8 V when the counter has recycled through $2^{n}$ counts. The capacitor used in the integrator is $O . l, u F$. Find the value ofresistor R of the integrator.
(ii) vVhat is a sample and hold circuit? Briefly explain its construction and application.
15. (a) (i) How is voltage regulators classified? Explain a series voltage regulator.
(ii) What is an optocoupler? Briefly explain its characteristics.

Or
(b) With a neat circuit diagram and internal functional diagram explain the working of 555 timers in astable mode.

